Skip to content

Commit d20ec4d

Browse files
committed
[vtbgen] saif filename fix
1 parent 8fda8c0 commit d20ec4d

File tree

1 file changed

+4
-2
lines changed

1 file changed

+4
-2
lines changed

pymtl3/passes/backends/verilog/tbgen/verilog_tbgen_v_template.py

Lines changed: 4 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -18,6 +18,8 @@
1818
1919
`timescale 1ns/1ns
2020
21+
`define STRINGIFY(x) `"x`"
22+
2123
`define T({args_strs}) \\
2224
t({args_strs},`__LINE__)
2325
@@ -86,7 +88,7 @@
8688
always @(negedge {saif_roi_signal} ) begin
8789
if ( !reset ) begin
8890
$toggle_stop;
89-
$toggle_report( "`VTB_DUMP_SAIF", 1e-12, DUT );
91+
$toggle_report( `STRINGIFY(`VTB_DUMP_SAIF), 1e-12, DUT );
9092
end
9193
end
9294
`endif
@@ -146,7 +148,7 @@
146148
`ifdef VTB_DUMP_SAIF
147149
`ifndef VTB_DUMP_SAIF_ROI
148150
$toggle_stop;
149-
$toggle_report( "`VTB_DUMP_SAIF", 1e-12, DUT );
151+
$toggle_report( `STRINGIFY(`VTB_DUMP_SAIF), 1e-12, DUT );
150152
`endif
151153
`endif
152154

0 commit comments

Comments
 (0)