Skip to content

Commit 1a54b07

Browse files
authored
Merge pull request #554 from tock/make/esp32-c3/build-targets
make: add esp32-c3 build target addresses
2 parents 3ca2170 + 8307a65 commit 1a54b07

File tree

1 file changed

+7
-3
lines changed

1 file changed

+7
-3
lines changed

Configuration.mk

Lines changed: 7 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -72,25 +72,29 @@ QEMU_RV32_VIRT_TOCK_TARGETS := rv32imac|rv32imac.0x80100080.0x80300000|0x8010008
7272
rv32imac|rv32imac.0x80130080.0x80330000|0x80130080|0x80330000\
7373
rv32imac|rv32imac.0x80180080.0x80380000|0x80180080|0x80380000
7474

75+
# Specific addresses useful for the ESP32-C3.
76+
ESP32_C3_TOCK_TARGETS := rv32imc|rv32imc.0x403B0080.0x3FCA2000|0x403B0080|0x3FCA2000\
77+
rv32imc|rv32imc.0x403C0080.0x3FCA8000|0x403C0080|0x3FCA8000\
78+
rv32imc|rv32imc.0x403D0080.0x3FCB0000|0x403D0080|0x3FCB0000
79+
7580
VEER_EL2_TOCK_TARGETS := rv32imc|rv32imc.0x20300080.0x20602000|0x20300080|0x20602000
7681

7782
# Include the RISC-V targets.
7883
# rv32imac|rv32imac.0x20040080.0x80002800 # RISC-V for HiFive1b
79-
# rv32imac|rv32imac.0x403B0080.0x3FCC0000 # RISC-V for ESP32-C3
8084
# rv32imc|rv32imc.0x41000080.0x42008000 # RISC-V for LiteX Arty-A7
8185
# rv32imc|rv32imc.0x00080080.0x40008000 # RISC-V for LiteX Simulator
8286
TOCK_TARGETS ?= cortex-m0\
8387
cortex-m3\
8488
cortex-m4\
8589
cortex-m7\
8690
rv32imac|rv32imac.0x20040080.0x80002800|0x20040080|0x80002800\
87-
rv32imac|rv32imac.0x403B0080.0x3FCC0000|0x403B0080|0x3FCC0000\
8891
rv32imc|rv32imc.0x41000080.0x42008000|0x41000080|0x42008000\
8992
rv32imc|rv32imc.0x00080080.0x40008000|0x00080080|0x40008000\
9093
$(OPENTITAN_TOCK_TARGETS) \
9194
$(ARTY_E21_TOCK_TARGETS) \
9295
$(VEER_EL2_TOCK_TARGETS) \
93-
$(QEMU_RV32_VIRT_TOCK_TARGETS)
96+
$(QEMU_RV32_VIRT_TOCK_TARGETS)\
97+
$(ESP32_C3_TOCK_TARGETS)\
9498

9599
# Generate `TOCK_ARCH_FAMILIES`, the set of architecture families which will be
96100
# used to determine toolchains to use in the build process.

0 commit comments

Comments
 (0)