Skip to content

Armv8-A Row-major Kernel Improvements #698

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
wants to merge 5 commits into
base: master
Choose a base branch
from
Open

Armv8-A Row-major Kernel Improvements #698

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
5 commits
Select commit Hold shift + click to select a range
e8068f6
Arm NEON Improve C-Prefetching for DGEMM
xrq-phys Nov 20, 2022
ad73717
Arm NEON Init. Opt. For DGEMM
xrq-phys Nov 20, 2022
0ddde0f
Arm NEON DGEMM Change Regs IO
xrq-phys Nov 21, 2022
04b5b71
Fix Init. Bug
xrq-phys Nov 21, 2022
47c63c1
Armv8-A Port Row-maj DGEMM Uker Changes to SGEMM
xrq-phys Dec 16, 2022
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
16 changes: 16 additions & 0 deletions kernels/armv8a/3/armv8a_asm_d2x2.h
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -47,9 +47,25 @@
" fmla v"#C0".2d, v"#A".2d, v"#B".d[0] \n\t" \
" fmla v"#C1".2d, v"#A".2d, v"#B".d[1] \n\t"

#define DGEMM_2X2_NANOKERNEL_PLAIN(C0,C1,A,B) \
DGEMM_2X2_NANOKERNEL(C0,C1,A,B)

#define DGEMM_2X2_NANOKERNEL_INIT(C0,C1,A,B) \
" fmul v"#C0".2d, v"#A".2d, v"#B".d[0] \n\t" \
" fmul v"#C1".2d, v"#A".2d, v"#B".d[1] \n\t"

#define SGEMM_4X4_NANOKERNEL(C0,C1,C2,C3,A,B) \
" fmla v"#C0".4s, v"#A".4s, v"#B".s[0] \n\t" \
" fmla v"#C1".4s, v"#A".4s, v"#B".s[1] \n\t" \
" fmla v"#C2".4s, v"#A".4s, v"#B".s[2] \n\t" \
" fmla v"#C3".4s, v"#A".4s, v"#B".s[3] \n\t"

#define SGEMM_4X4_NANOKERNEL_PLAIN(C0,C1,C2,C3,A,B) \
SGEMM_4X4_NANOKERNEL(C0,C1,C2,C3,A,B)

#define SGEMM_4X4_NANOKERNEL_INIT(C0,C1,C2,C3,A,B) \
" fmul v"#C0".4s, v"#A".4s, v"#B".s[0] \n\t" \
" fmul v"#C1".4s, v"#A".4s, v"#B".s[1] \n\t" \
" fmul v"#C2".4s, v"#A".4s, v"#B".s[2] \n\t" \
" fmul v"#C3".4s, v"#A".4s, v"#B".s[3] \n\t"

Loading