-
Notifications
You must be signed in to change notification settings - Fork 81
Add PSRAM half Sleep and DCache support for Siwx91x #155
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
base: main
Are you sure you want to change the base?
Add PSRAM half Sleep and DCache support for Siwx91x #155
Conversation
Add d_cache sdk files in import_wiseconnect.py Signed-off-by: S Mohamed Fiaz <[email protected]>
Origin: Silicon Labs WiseConnect SDK License: Zlib and Apache-2.0 URL: https://github.com/siliconlabs/wiseconnect Commit: 74254b81a6fb92f5edfdae037ab4b1d110067db5 Version: v3.5.2 Purpose: Add D_Cache support for SiWx91x Signed-off-by: S Mohamed Fiaz <[email protected]>
wiseconnect/components/device/silabs/si91x/mcu/drivers/unified_api/inc/sl_si91x_psram.h
Outdated
Show resolved
Hide resolved
wiseconnect/components/device/silabs/si91x/mcu/core/chip/src/rsi_deepsleep_soc.c
Outdated
Show resolved
Hide resolved
wiseconnect/components/device/silabs/si91x/mcu/drivers/unified_api/inc/sl_si91x_psram.h
Outdated
Show resolved
Hide resolved
|
|
||
| #ifdef SLI_SI91X_MCU_ENABLE_PSRAM_FEATURE | ||
| #include "sl_si91x_psram.h" | ||
| #endif |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Unless the target file does not exist, avoid conditionally include the header files (unused declarations don't hurt the code).
| #error "No valid PSRAM configuration defined" | ||
| #endif | ||
|
|
||
| #endif |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Maybe this is the right place for the Zephyr configuration:
- Add the various macro based on the DT in
sl_si91x_psram_zephyr_config.h - Include this file if
__ZEPHYR__is defined:
#if defined(SLI_SI91X_MCU_PSRAM_APS1604M_SQR)
...
#elif __ZEPHYR__
#include "sl_si91x_psram_zephyr_config.h"
#endif
| #error "No valid PSRAM configuration defined" | ||
| #endif | ||
|
|
||
| #endif |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
ditto
wiseconnect/components/device/silabs/si91x/mcu/drivers/unified_api/inc/sl_si91x_psram.h
Outdated
Show resolved
Hide resolved
Included sl_si91x_psram.h under __ZEPHYR__ guard to ensure compatibility with Zephyr builds. Signed-off-by: S Mohamed Fiaz <[email protected]>
24254e3 to
56aebc9
Compare
Applied __ZEPHYR__ guards around PSRAM configuration and related includes to restrict PSRAM-specific code to non-Zephyr builds. Signed-off-by: S Mohamed Fiaz <[email protected]>
56aebc9 to
97f48c6
Compare
| #include "sl_si91x_psram_aps6404l_sqh_config.h" | ||
| #elif defined(SLI_SI91X_MCU_PSRAM_APS6404L_SQRH) | ||
| #include "sl_si91x_psram_aps6404l_sqrh_config.h" | ||
| #elif __ZEPHYR__ |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
I understand this patch but is there any actions to take in Wiseconnect in order to avoid that stuff in the next release of Wiseconnect ? Remenber that @jerome-pouiller is trying to reduce the number of patch in wiseconnect so each time we introduce a new one, we should think to remove it in the next release.
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
let me check through if we can do any in here
Origin: Silicon Labs WiseConnect SDK
License: Zlib and Apache-2.0
URL: https://github.com/siliconlabs/wiseconnect
Commit: 74254b81a6fb92f5edfdae037ab4b1d110067db5
Version: v3.5.2
Purpose: Add PSRAM half sleep mode support.
This functionality enables low-power operations for
PSRAM half sleep supported devices.
Signed-off-by: S Mohamed Fiaz [email protected]